



# Application of quantum well-like thermocouple to thermoelectric energy harvester by BiCMOS process

S.M. Yang<sup>a,\*</sup>, M. Cong<sup>b</sup>, T. Lee<sup>a</sup>

<sup>a</sup> Department of Aeronautics and Astronautics, National Cheng Kung University, Taiwan, ROC

<sup>b</sup> School of Mechanical Engineering, Dalian University of Technology, Dalian, China

## ARTICLE INFO

### Article history:

Received 25 November 2009

Received in revised form 22 April 2010

Accepted 30 June 2010

Available online 6 August 2010

### Keywords:

Thermoelectric materials

Thermoelectric generator

CMOS process

Silicon germanium quantum well

## ABSTRACT

This work aims at improving the energy harvester performance by using low-dimensional thermoelectric materials. A micro-thermoelectric generator ( $\mu$ TEG) with quantum well-like thermocouples is developed by state-of-the-art CMOS (Complementary metal-oxide semiconductor) process. A relaxation-time model is applied to analyze the characteristic length of silicon germanium quantum well, and a thermal model is also applied to calculate the thermocouple size for optimal performance by matching the thermal/electrical resistance. Analysis based on TSMC 0.35  $\mu$ m 3P3M (3-poly and 3-metal layers) BiCMOS process shows that the maximum power factor and voltage factor of a  $\mu$ TEG is 0.241  $\mu$ W/cm<sup>2</sup> K<sup>2</sup> and 10.442 V/cm<sup>2</sup> K. Design implementation validates that the  $\mu$ TEG with 60  $\mu$ m  $\times$  4  $\mu$ m quantum well-like thermocouples (0.05  $\mu$ m Si<sub>0.9</sub>Ge<sub>0.1</sub> quantum well on 0.300  $\mu$ m P-thermoleg and 0.280  $\mu$ m N-thermoleg) has the best performance compared with those reported in the literature.

© 2010 Elsevier B.V. All rights reserved.

## 1. Introduction

Micro-thermoelectric generators ( $\mu$ TEG) have been successfully developed by CMOS process [1–3], where silicon-based design has the advantage of using thin-film process in semiconductor infrastructure for batch production. This development is a major improvement over the previous works by electrochemical thick-film deposition of V–VI thermoelectric compounds [4] and by thin-film deposition of polycrystalline silicon/germanium [5,6]. The former is incompatible to CMOS (Complementary metal-oxide semiconductor) process while the latter's bonding process may jeopardize process stability.

The efficiency of thermoelectric material is often described by a dimensionless number called the figure-of-merit  $ZT$ ,  $ZT = \sigma S^2 T / k$ , where  $T$  is the absolute temperature,  $\sigma$  and  $k$  are the electrical and thermal conductivity, respectively, and  $S$  is the Seebeck coefficient. Material with high  $ZT$  is desired in thermoelectric generator design; in practice, however, it is difficult to increase  $ZT$  because increasing  $S$  often leads to simultaneous decreasing  $\sigma$  and increasing  $\sigma$  also leads to increasing  $k$  by the Wiedemann–Franz law. In bulk thermoelectric materials, Bi<sub>2</sub>Te<sub>3</sub> alloys have the highest  $ZT$  at about 1.0 at 300 K and there has been only 10% increase in  $ZT$  over the three decades before 1990 because the change of one parameter adversely affects the other.

Hicks and Dresselhaus [7] renewed the interest in thermoelectric materials and showed that  $ZT > 2$  can be achieved by low-dimensional semiconductors such as quantum well and quantum wire [8]. The breakthrough of  $ZT > 2.4$  by Venkatasubramanian et al. [9] and  $ZT > 2.0$  by Harman et al. [10] and Hsu et al. [11] have mainly benefited from the reduced thermal conductivity. Even with these advances, applications of low-dimensional thermoelectric materials and their integration with state-of-the-art semiconductor process have not been explored as yet.

## 2. Quantum well-like layer in CMOS process

For thermoelectric materials with feature size (also called the characteristic length)  $a < 100$  nm, the quantum confinement effect and spatial confinement effect have been known to increase the figure-of-merit  $ZT$ . The former eliminates some states that the electrons can occupy, since they do not obey the boundary conditions of electronic wave function. The latter reduces the phonon relaxation rate and lowers the thermal transport properties of low-dimensional materials. In quantum wells, the electrons are confined to move in two-dimension so that the electron motion perpendicular to the potential barrier is quantized. This change of the energy band structure and electronic density-of-states (DOS) can increase the asymmetry between the hot/cold electron transport, obtain large transport energy, and increase the number of carriers in the materials, thereby achieving higher Seebeck coefficient. In addition, thermal conductivity will be reduced because of the phonon scattering at the interfaces, and the phonon dispersion

\* Corresponding author. Tel.: +886 6 2389122; fax: +886 6 2389940.

E-mail address: [smyang@mail.ncku.edu.tw](mailto:smyang@mail.ncku.edu.tw) (S.M. Yang).

**Nomenclature**

$A$	area
$a$	characteristic length of the quantum well
$d$	depth of thermal isolative cavity
$e$	electron charge
$F$	Fermi–Dirac function
$\hbar$	Plank constant
$K$	thermal resistance
$k$	thermal conductivity
$k_B$	Boltzmann constant
$L$	length of thermocouple
$m$	effective mass component
$N$	number of thermocouple
$P$	specific power
$R$	electrical resistance
$S$	Seebeck coefficient
$t$	thickness
$T$	temperature
$U$	open-circuit voltage
$W$	width of thermocouple
$\zeta$	chemical potential
$\mu$	mobility
$\phi_p$	power factor
$\phi_u$	voltage factor
$\tau$	relaxation time

**subscript**

c	cold side
e	electron
g	thermocouple
h	hot side
n	N-thermoleg
p	P-thermoleg
ph	phonon
x	x-direction
y	y-direction
int	interface
1D	one-dimension
2D	two-dimension
3D	three-dimension

$m_x = m_y = 0.43m_0$  and  $m_0 = 9.109 \times 10^{-31}$  kg,  $\mu_x$  is the mobility in  $x$ -direction,  $\mu_x = e\tau/m_x = 1440$  cm<sup>2</sup>/V/s,  $\tau$  is the relaxation time, and  $a$  is the characteristic length of the quantum well. The design parameter  $a$  provides the degree-of-freedom for better thermoelectric properties in  $\mu$ TEG design by CMOS and/or BiCMOS process in standard IC foundry.

The fabrication process of silicon germanium (SiGe) heterojunction bipolar transistor (HBT) as shown in Fig. 1(a) is employed in the design of quantum well-like thermocouples, where the N-type emitter is poly-silicon, the P-type base is poly-SiGe, and the N-type collector (light doping) and N-type sub collector (heavy doping) are in the silicon substrate. An HBT with large band-gap difference and valence band-offset in BiCMOS process can minimize the undesired electron hole being injected from the base to the emitter so as to achieve higher emitter efficiency and current gain. The Si<sub>0.9</sub>Ge<sub>0.1</sub> layer in the HBT base is selected for analyzing the thermoelectric properties. Figs. 2 and 3 illustrate the effect of the characteristic length on 1D (quantum wire), 2D (quantum well), and 3D (bulk) materials' thermoelectric properties predicted by the relaxation-time model [7]. In both 1D and 2D low-dimensional materials, the decrease of characteristic length  $a$  significantly increases both the Seebeck coefficient and electrical conductivity, while simultaneously decreases the thermal conductivity. The increase of electron conductivity in Fig. 2(a) and Seebeck coefficient in Fig. 2(b) comes mainly from the quantum confinement of carriers, while the decrease of the thermal conductivity in Fig. 3(a) from the spatial confinement of the acoustic phonons.

With the progress of CMOS in deep sub-micron ranges such as 45 nm and 32 nm processes, SiGe quantum wire structure becomes feasible by defining ultra-thin layer with minimum line width. Judgments on using quantum well or quantum wire can be seen in Fig. 3(b). When  $a > 8$  nm, the quantum wire's ZT becomes lower due to the aggressively decreasing carrier mobility outweighs the decreasing thermal conductivity. The drop in carrier mobility at room temperature in quantum wires can also be explained by increasing electron scattering of the acoustic phonons due to spatial confinement as shown in Fig. 2(a). For example, the electron mobility in Si quantum wire is decreased from 120 cm<sup>2</sup>/V s to  $< 15$  cm<sup>2</sup>/V s when its radius decreases from 2.3 nm to 1 nm [13]. Consequently, quantum well is preferable to thermoelectric applications in the range of  $a > 8$  nm. SiGe quantum well of thickness from 20 nm to 100 nm as often seen in SiGe base can be uniformly grown by UHV-CVD epitaxy technique [14].

and group velocities are also changed due to spatial confinement by the boundaries [12]. The model of thermoelectric properties is based on the relaxation-time approximation [7]. The figure-of-merit ZT is defined by

$$ZT = \frac{S^2 \sigma T}{k_e + k_{ph}} \quad (1)$$


where  $k_e$  is the electronic thermal conductivity and  $k_{ph}$  is the phonon thermal conductivity. For two-dimension (2D) quantum well, the figure-of-merit can be written explicitly by [7]

$$Z_{2D}T = \frac{F_0((2F_1/F_0) - \zeta_{2D})^2}{(1/(k_B^2 T \mu_x / 2\pi a e k_{ph})(2k_B T / \hbar^2)(m_x m_y)^{1/2}) + 3F_2 - (4F_1^2/F_0)} \quad (2)$$

where  $F_i$  is the Fermi–Dirac function,  $F_i = \int_0^\infty x^i dx / (e^{(x - \zeta_{2D})} + 1)$ ,  $\zeta_{2D}$  is the reduced chemical potentials of quantum well,  $\zeta_{2D} = (\zeta - (\hbar^2 \pi^2 / 2m_x a^2)) / k_B T$ ,  $\zeta$  is the chemical potential of bulk material,  $k_B$  is Boltzmann constant ( $k_B = 1.381 \times 10^{-23}$  J/K),  $\hbar$  is Plank constant ( $\hbar = 1.055 \times 10^{-34}$  Js),  $e$  is electron charge ( $e = 1.602 \times 10^{-19}$  C),  $m_x$  and  $m_y$  are the effective mass components,

### 3. $\mu$ TEG with quantum well-like thermocouples

TSMC 0.35  $\mu$ m BiCMOS process with two poly-silicon layers, one poly-SiGe layer and three metal layers (3P3M) is adopted for the  $\mu$ TEG design in this work. The cross section shown in Fig. 1(b) consists of the gate poly-silicon (GPOLY), emitter poly-silicon (EPOLY), base poly-SiGe (BPOLY), aluminum (M1-3), inter-metal-oxide (IMD1-2), gate oxide (GOX), field oxide (FOX), metal contact (CO), and metal via (Via1-2) on a single crystallized silicon substrate. The  $\mu$ TEG design combining conventional in-plane and cross-plane design is illustrated in Fig. 4(a), in which the heat input from the top surface is confined passing through in-plane thermolegs. The thermal isolation cavity beneath the thermocouples is to minimize heat leakage and facilitate better thermoelectric conversion [2]. The patterned poly-silicon and poly-SiGe thermolegs of a thermocouple are interconnected by aluminum pads. Fig. 4(b) illustrates three interconnected thermocouples with the cold junctions on the gate oxide layer and the hot junctions on the field oxide layer. The length, width, and thickness of a thermoleg is denoted by  $L_g$ ,  $W_g$ , and  $t_g$  in Fig. 4(c), and  $A_h$  and  $A_c$  are the contact area of the hot and cold junctions, respectively, and  $d$  is the cavity depth.



**Fig. 1.** (a) Illustration of SiGe structure in BiCMOS process for producing quantum well-like thermocouples and (b) cross section of the TSMC 0.35 μm 3P3M SiGe HBT BiCMOS foundry process.

For a thermocouple with hot and cold junction temperature  $T_h$  and  $T_c$ , the temperature difference  $\Delta T_g = T_h - T_c$  generates an open-circuit voltage  $U_o$ ,  $U_o = S \Delta T_g$ , where  $S = S_p - S_n$  is the combined Seebeck coefficient. The open-circuit output voltage of a generator with  $N$  thermocouples is  $U_o = N S \Delta T_g$ . The thermal model [1,2] is employed to simulate a generator with the hot side, the thermocouple, and the cold side with thermal resistance  $K_h$ ,  $K_g$ , and  $K_c$ , respectively. Previous works have been plagued by undesirable Joule heating from relative large Ohmic resistance and by negligible temperature gradient across the thermocouples from small thermal resistance. Optimal design of the thermocouple geometry for higher output power and voltage is thus necessary. The thermal and electrical resistances are determined by geometry of the thermocouples,

$$K_g = \frac{1}{N} \frac{L_g}{W_g} \left( \frac{1}{k_p t_p} + \frac{1}{k_n t_n} \right), \quad (3a)$$


$$K_h = \frac{1}{2N} \frac{t_h}{k_h A_h}, \quad (3b)$$

$$K_c = \frac{1}{2N} \frac{t_c}{k_c A_c} + K_{int}, \quad (3c)$$

$$R_g = N \frac{L_g}{W_g} \left( \frac{\rho_p}{t_p} + \frac{\rho_n}{t_n} \right). \quad (3d)$$

where  $L$ ,  $W$ ,  $t$ ,  $A$ ,  $K$ ,  $k$ , and  $\rho$  is length, width, thickness, area, thermal resistance, thermal conductivity and electrical resistivity, and the indices p, n, g, h, c, and int refer to P-thermoleg, N-thermoleg, thermocouple, hot side, cold side, and interface, respectively. Note  $K_c$  also includes the interface contact resistance.  $\mu$ TEG performance is known strongly dependent on the thermal resistance of the interfaces during energy harvesting [15]. Precise estimation of  $K_{int}$  is difficult, and the metal–ceramic interface (1–20 cm<sup>2</sup> K/W) is assumed in the simulations.

Previous works in thermoelectric materials [16] with the definition of power factor in [W/cm K<sup>2</sup>] unit emphasize more on material property (per unit length) than on device performance (per unit area.) Recent studies in energy harvesters have adopted the power factor and voltage factor  $\phi_p = P/A \Delta T^2$  [W/cm<sup>2</sup> K<sup>2</sup>] and  $\phi_u = U/A \Delta T$




**Fig. 2.** (a) Electrical conductivity in (S/m) and (b) Seebeck coefficient (V/K) of  $\text{Si}_{0.9}\text{Ge}_{0.1}$  quantum well at various characteristic lengths  $a$  (nm) in room temperature.

[V/cm<sup>2</sup>K] to evaluate the generator performance per unit area [1,2,6]. In view of the thermal isolation cavity design, the temperature gradient can be effectively maintained and the power factor and voltage factor are similar to those in Refs. [1,2],

$$\phi_p = \frac{R_g}{4A\Delta T^2 N^2 S^2} \left[ \frac{1}{K_c} - \frac{1}{K_h} + 2C_2 \cos \left( \frac{1}{3} \arccos \left( \frac{C_1}{C_2^3} \right) + \frac{4\pi}{3} \right) \right]^2 \quad (4a)$$

$$\phi_u = \frac{R_g}{A\Delta TNS} \left[ \frac{1}{K_c} - \frac{1}{K_h} + 2C_2 \cos \left( \frac{1}{3} \arccos \left( \frac{C_1}{C_2^3} \right) + \frac{4\pi}{3} \right) \right]. \quad (4b)$$

where  $C_1 = ((1/K_c) - (1/K_h))((1/K_c^2) + (2/K_c K_h) + (1/K_h^2)) + (4/K_g K_h) + (4/K_g K_c) + (2N^2 S^2 / R_g)((T_0/K_c^2) - (T_1 - T_0/K_c K_h) - (T_1/K_h^2))$ ,  $C_2 = \sqrt{(1/K_c^2) + (2/3K_c K_h) + (1/K_h^2) + (8/3K_g)((1/K_c) + (1/K_h)) + (4N^2 S^2 / 3R_g)((T_0/K_c) + (T_1/K_h))}$ , and  $A$  is the generator area. Consider symmetric design using TSMC 0.35  $\mu\text{m}$  BiCMOS process with  $L_g = 1\text{--}150\ \mu\text{m}$  and  $W_g = 1\text{--}10\ \mu\text{m}$ . The thin-film layer thickness are EPOLY  $t_p = 0.300\ \mu\text{m}$ , GPOLY  $t_n = 0.280\ \mu\text{m}$ , the oxide thickness FOX  $t_h = 0.290\ \mu\text{m}$  on the hot side and the substrate thickness  $t_c = 650\ \mu\text{m}$  on the cold side. The  $\text{Si}_{0.9}\text{Ge}_{0.1}$  quantum well-like, low-dimensional material BPOLY is 0.050  $\mu\text{m}$  thickness (characteristic length 50 nm), and the material properties of poly-silicon in standard BiCMOS process are:




**Fig. 3.** (a) Thermal conductivity (W/mK) and (b) ZT of the  $\text{Si}_{0.9}\text{Ge}_{0.1}$  quantum well at various characteristic lengths  $a$  (nm) in room temperature.

$S_p = 103\ \mu\text{V/K}$ ,  $\rho_p = 2.21\ \mu\Omega\text{m}$ ,  $S_n = -57\ \mu\text{V/K}$ ,  $\rho_n = 0.813\ \mu\Omega\text{m}$ ,  $k_p = 31.2\ \text{W/mK}$ ,  $k_n = 31.5\ \text{W/mK}$ , the thermal conductivity of oxide on the hot side (thickness 0.290  $\mu\text{m}$ ),  $k_i = 1.1\ \text{W/mK}$ , and that of the silicon substrate on the cold side (thickness 650  $\mu\text{m}$ ),  $K_c = 168\ \text{W/mK}$ . Fig. 3(b) illustrates that the figure-of-merit of the SiGe quantum well-like thermocouple at  $a = 50\ \text{nm}$  is  $Z_{2D}T = 0.566$  at 300 K, which is about 4.5 times of the bulk material ( $Z_{3D}T = 0.125$ ) in the same figure, and it is much higher than the P- and N-poly-Si with  $Z_{3D}T = 0.046$  and 0.038 as calculated from the parameters listed above. It is thus desirable to use quantum well-like thermocouple in  $\mu\text{TEG}$  design. Figs. 5 and 6 illustrate the power factor and voltage factor calculated by Eqs. (4a) and (4b) for the generator with thermocouple width  $W_g = 4\ \mu\text{m}$  and  $8\ \mu\text{m}$ . Numerical results indicate that the  $\mu\text{TEG}$  with quantum well-like thermocouple of  $50\ \mu\text{m} \times 4\ \mu\text{m}$  has the largest power factor 0.241  $\mu\text{W/cm}^2\text{K}^2$  and voltage factor 10.442 V/cm<sup>2</sup> K. The optimal design is also at  $60\ \mu\text{m} \times 8\ \mu\text{m}$ . Longer  $L_g$  requires wider  $W_g$  for thermal/electrical resistance matching.

#### 4. Design verification

Fig. 7(a) illustrates the layout of a  $1500\ \mu\text{m} \times 1500\ \mu\text{m}$   $\mu\text{TEG}$  chip, where the test structures located around the perimeter are to measure the thermoelectric properties of the thin-film lay-






**Fig. 4.** (a) The  $\mu$ TEG design with co-planar thermocouples insulated by thermal isolation cavity, (b) the thermocouples connected electrically in series and thermally in parallel, and (c) the top view and the cross section of the  $\mu$ TEG indicating the geometry parameters (not to scale).

ers.  $\mu$ TEG of various thermocouple sizes is listed in Table 1. For post-processing consideration, the pads for electrical connection are fabricated by patterning the top metal layer into squares of  $100\ \mu\text{m} \times 100\ \mu\text{m}$  with  $10\ \mu\text{m}$  trenches around, and the metal layer M3 serves as the etching protection for the structure beneath. The post-process is shown in Fig. 7(b), where the quantum well-like thermocouples are deposited and patterned by CMOS process, followed by vertical  $\text{SiO}_2$  etching and isotropic Si etching using the top aluminum layer as etching mask. Fig. 7(c) illustrates the SEM photo of the  $20\ \mu\text{m} \times 4\ \mu\text{m}$  thermocouples, and they are purposely damaged to examine the RIE etching of the  $10\ \mu\text{m}$  thermal isolation cavity underneath the thermocouples. The width of the etch windows for the cavity is at  $4\ \mu\text{m}$ , as it is limited by the aspect ratio in ICP etching. The top aluminum layer serves as the mask in post-processing to protect the thermocouple from vertical etching and to create the thermal isolation cavity. The GOX layer serves as electrical isolation at the cold junctions to prevent short-circuit of the thermocouples and the FOX layer as the protection of the thermolegs during isotropic silicon etching. The GPOLY layer serves as the N-thermolegs and the EPOLY + BPOLY layer as

P-thermolegs. The M1 layer serves as interconnections of thermolegs, while the M2 and M3 layers as the etching masks during post-process and they stay as thermal conductor at the hot junctions. CO and Via1-2 layers are the interconnections. There are two challenges in improving the power factor of quantum well: (1) any low-dimensional structure may have imbedded barriers [17] which are electrically inactive thus reducing the performance by the thermal leakage between the hot/cold junctions [18], and (2) the sharp features in quantum well's density-of-state disappear quickly upon material's non-uniformity. In  $\mu$ TEG design, the UHV-CVD epitaxy technique is applied to produce the  $50\ \text{nm}\ \text{Si}_{0.9}\text{Ge}_{0.1}$  base for better uniformity.


Performance of the  $\mu$ TEG chip is characterized by  $20^\circ\text{C}$  temperature difference from a heating wire on the chip's top surface and a cold plate with thermal conductive gel on the bottom surface. The experimental setup illustrated in Fig. 5(a) is similar to that in [2]. The voltage and current are listed in Table 1.  $K_{\text{int}}$  is validated experimentally by curve fitting the simulation results in Figs. 5 and 6, and the result at about  $9\ \text{cm}^2\ \text{K/W}$  falls within the metal–ceramic interface of  $1\text{--}20\ \text{cm}^2\ \text{K/W}$ . The measurements show that, among the



**Fig. 5.** Power factor simulation and measurement of the  $\mu$ TEG with quantum well-like thermocouples at different thermoleg length: (a) #1–#5 with  $W_g = 4 \mu\text{m}$  and (b) #6–#10 with  $W_g = 8 \mu\text{m}$ .

**Table 1**  
Measurement results of the power and voltage factors of the  $\mu$ TEG with quantum well-like thermocouples.

$\mu$ TEG	$L_g \times W_g$ ( $\mu\text{m}$ )	$U$ (mV)	$I$ ( $\mu\text{A}$ )	$\phi_p$ ( $\mu\text{W}/\text{cm}^2 \text{K}^2$ )	$\phi_v$ ( $\text{V}/\text{cm}^2 \text{K}$ )
#1	$20 \times 4$	10.5	0.4	0.0438	4.375
#2	$30 \times 4$	17.1	0.7	0.1247	7.125
#3	$40 \times 4$	21.6	0.9	0.2025	9.000
#4	$60 \times 4$	24.1	1.0	0.2510	10.042
#5	$120 \times 4$	20.9	0.8	0.1742	8.708
#6	$20 \times 8$	6.4	0.6	0.0400	2.667
#7	$30 \times 8$	10.4	1.0	0.1083	4.333
#8	$40 \times 8$	12.9	1.3	0.1747	5.375
#9	$60 \times 8$	15.3	1.5	0.2391	6.375
#10	$120 \times 8$	12.5	1.0	0.1302	5.208




**Fig. 6.** (a) Voltage factor simulation and measurement of the  $\mu$ TEG with quantum well-like thermocouples at different thermoleg length: (a) #1–#5 with  $W_g = 4 \mu\text{m}$  and (b) #6–#10 with  $W_g = 8 \mu\text{m}$ .

10 thermocouple sizes,  $60 \mu\text{m} \times 4 \mu\text{m}$  has the largest power factor  $0.251 \mu\text{W}/\text{cm}^2 \text{K}^2$  and voltage factor  $10.042 \text{V}/\text{cm}^2 \text{K}$ . The effective size of a thermocouple pair ( $60 \mu\text{m} \times 4 \mu\text{m}$ ) is about  $1000 \mu\text{m}^2$  and, with  $20^\circ\text{C}$  temperature gradient, the power harvested is about  $100 \mu\text{W}/\text{cm}^2$ . The thermal resistance of a single thermocouple is  $3.3 \times 10^6 \text{K}/\text{W}$  from Eq. (3a), and that of a  $1 \text{cm}^2$   $\mu$ TEG containing about 100,000 thermocouples is  $33 \text{K}/\text{W}$ . This thermal resistance is higher than that in Huesgen et al. [6] in which the resistance is  $1.555 \text{K}/\text{W}$  for the  $120 \times 40 \times 0.7 \mu\text{m}$  (length  $\times$  width  $\times$  thickness) poly-silicon thermocouples. It should be noted that the performance of a  $\mu$ TEG is very sensitive to the contact resistance during measurement and to the thermal resistance within the thermocouples.

Table 2 lists the power factor and voltage factor compared with the  $\mu$ TEGs reported in the literature, where significant improvement is achieved by the quantum well-like thermocouples. The

**Table 2**  
Comparison of the CMOS  $\mu$ TEGs reported in the literature.

Prior work	CMOS integrated?	Thermoelectric materials	Power factor $\phi_p$ ( $\mu\text{W}/\text{cm}^2 \text{K}^2$ )	Voltage factor $\phi_v$ ( $\text{V}/\text{cm}^2 \text{K}$ )
[1]	Yes (Modified)	Poly-Si Poly-SiGe	0.0426 0.0352	2.6 2.2
[2]	Yes	Poly-Si	0.0417	2.417
[3]	Yes	Poly-Si	0.0427	3.417
[6]	No	Al/poly-Si BiTe	0.00363 0.00814	0.746 2.38
[18]	No	Al/Si	0.091	–
[19]	No	Poly-SiGe	0.0026	12.5
This work	Yes	Poly-Si + SiGe	0.251	10.042



**Fig. 7.** (a) Photomicrograph of the  $\mu$ TEG chip, (b) the dry etching post-process, first by ICP for  $\text{SiO}_2$  vertical etching and then by RIE for Si isotropic etching, with the geometry parameters (not to scale) a: width of the etching hole ( $4\text{ }\mu\text{m}$ ), b: depth of ICP  $\text{SiO}_2$  etching ( $4.43\text{ }\mu\text{m}$ ), c: undercut of RIE silicon etching ( $5\text{ }\mu\text{m}$ ), d: depth of RIE silicon etching ( $10\text{ }\mu\text{m}$ ), and e: thickness of the top metal mask ( $3.05\text{ }\mu\text{m}$ ), and (c) SEM photos of the  $20 \times 4\text{ }\mu\text{m}$  thermocouples before (left) and after (right) etching post-process, and they are purposely damaged to examine the RIE etching of the  $10\text{ }\mu\text{m}$  thermal isolation cavity.

first thin-film  $\mu$ TEG was developed in 1999 in which the thermocouples, each of  $500\text{ }\mu\text{m} \times 7\text{ }\mu\text{m}$ , are doped silicon and aluminum to generate  $1.5\text{ }\mu\text{W}$  at  $10^\circ\text{C}$  temperature difference, or the power factor of  $0.0091\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$  [19]. The power factor is low, the membrane configuration with parallel thermal flow is impractical for on-chip thermal harvesting, and it is not CMOS compatible process. Recent designs using poly-silicon  $\mu$ TEG with power factor  $0.00363\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$  [6] and another using poly-SiGe with  $0.026\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$  [20] are at least an order smaller than this work. Their fabrication using wafer-bonding can be low-yield and unsuitable for batch manufacturing. A CMOS generator using polycrystalline silicon (poly-Si) and polycrystalline silicon germanium (poly-SiGe) thin-films was developed in [1], in which the thermocouples of  $6\text{ }\mu\text{m}$  width and  $18.5\text{ }\mu\text{m}$  length delivers a power factor of  $0.00426\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$ . The power factor is an order smaller than this work, and the additional etching process requires a modified CMOS process and thus may jeopardize the process stability. A CMOS  $\mu$ TEG based on co-planar thermocouple design has improved the power factor to  $0.0417\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$  [2] and the most recent CMOS  $\mu$ TEG design based on stacked poly-silicon thermocouples can deliver  $0.0427\text{ }\mu\text{W}/\text{cm}^2\text{ K}^2$  [3]. This work based on quantum well-like thermocouples achieves the best performance and it is

also CMOS compatible. Devices with enhanced thermoelectric performance by using low-dimensional materials are promising for energy harvesting.

## 5. Conclusions

- (1) CMOS-based micro-thermoelectric generators ( $\mu$ TEG) have achieved significant progress from geometry-design point of view. This work aims at improving the  $\mu$ TEG performance from material-design point of view. A  $\mu$ TEG combining the conventional in-plane and cross-plane designs is adopted so that the heat flux from the top to bottom surface is confined passing through the in-plane thermocouples. The design by TSMC  $0.35\text{ }\mu\text{m}$  BiCMOS process with the  $\text{Si}_{0.9}\text{Ge}_{0.1}$  thin-film layer ( $50\text{ nm}$ ) has low-dimensional quantum well-like property and achieves better performance. The process has two poly-silicon layers, one poly-SiGe layer and three metal layers (3P3M). The gate oxide GOX layer serves as electrical isolation at the cold junctions to prevent short-circuit of the thermocouples, and the field oxide FOX layer as protection of the thermocouples during etching. The gate poly-silicon GPOLY layer serves as the N-thermocouples, and the emitter poly-silicon (EPOLY) and

the base poly-SiGe (BPOLY) layer as the quantum well-like P-thermolegs. These thin-films are deposited and patterned by BiCMOS process, followed by the post-process procedures of vertical SiO<sub>2</sub> etching and isotropic Si etching. A thermal model is applied to analyze the optimal thermocouple size by matching their thermal and electrical resistance. Experimental verification shows that the 1500  $\mu\text{m} \times 1500 \mu\text{m}$   $\mu\text{TEG}$  chip with 60  $\mu\text{m} \times 4 \mu\text{m}$  thermocouples has the largest power factor 0.251  $\mu\text{W}/\text{cm}^2 \text{K}^2$  and voltage factor 10.042 V/cm<sup>2</sup> K. The design achieves superior generator performance compared with those in the literature. It should be noted that the performance of a  $\mu\text{TEG}$  is very sensitive to the contact resistance during measurement and to the thermal resistance within the thermocouples.

- (2) The efficiency of thermoelectric material is described by the dimensionless figure-of-merit  $ZT = \sigma S^2 T / k$ , and the challenge is to have high  $ZT$  by increasing  $S$  and  $\sigma$  while simultaneously decreasing  $k$ . The quantum confinement effect and spatial confinement effect can increase  $ZT$  significantly by higher electrical conductivity and Seebeck coefficient, while the spatial confinement effect by the phonons scattered at the boundaries also reduces the thermal conductivity. A relaxation-time model is applied to analyze the characteristic length of the Si<sub>0.9</sub>Ge<sub>0.1</sub> quantum well. Analysis shows that the  $ZT$  in characteristic length  $a = 50 \text{ nm}$  is  $Z_{2D}T = 0.566$  at 300 K, about 4.5 times of the bulk material. This figure-of-merit is also much higher than the P- and N-poly-Si, and such improvement is critical to  $\mu\text{TEG}$  development.
- (3) One may argue that the multi-layer thin-films may not fall in the “classical” definition of a quantum well as in Refs. [7–11], but analysis of the 50 nm SiGe in BiCMOS process did show better performance in the quantum well-like thermocouples. Note that further study is required to validate experimentally the numerical results in Figs. 2 and 3, and more work in measuring the Seebeck coefficient, electrical and thermal conductivities at different temperature may be necessary. The extension of quantum well is to quantum wires and quantum dots [21,22]. Though numerical studies predict even higher  $ZT$  in quantum wires and dots due to additional electron confinement, experimental verifications has never been reported as yet as they are even more challenging.

## Acknowledgements

The authors are grateful to the reviewers in enhancing the style and clarity of the manuscript. This work was supported in part by the National Science Council, Taiwan, ROC under grant number NSC98-2221-E006-117 and the BiCMOS process was completed by the National Chip Implementation Center (CIC), Taiwan, ROC.

## References

- [1] M. Strasser, R. Aigner, C. Lauterbach, T.F. Sturm, M. Franosch, G. Wachutka, Micromachined CMOS  $\mu\text{TEG}$  as on-chip power supply, *Sens. Actuators A* 114 (2004) 362–370.
- [2] S.M. Yang, T. Lee, C. Jeng, Development of a thermoelectric energy harvester with thermal isolation cavity by standard CMOS process, *Sens. Actuators A* 153 (2) (2009) 244–250.

- [3] S.M. Yang, T. Lee, M. Cong, Design and verification of a thermoelectric energy harvester with stacked polysilicon thermocouples by CMOS process, *Sens. Actuators A* 157 (2010) 258–266.
- [4] G.J. Snyder, J.R. Lim, C.K. Huang, J.P. Fleurial, Thermoelectric microdevice fabricated by a MEMS-like electrochemical process, *Nat. Mater.* 2 (2003) 528–531.
- [5] V. Leonov, T. Torfs, P. Fiorini, C. Van Hoof, Thermoelectric converters of human warmth for self-powered wireless sensor nodes, *IEEE Sens. J.* 7 (5) (2007) 650–657.
- [6] T. Huesgen, P. Woias, N. Kockmann, Design and fabrication of MEMS thermoelectric generators with high temperature efficiency, *Sens. Actuators A* 145 (2008) 423–429.
- [7] L.D. Hicks, M.S. Dresselhaus, Effect of quantum-well structures on the thermoelectric figure of merit, *Phys. Rev. B: Condens. Matter* 47 (19) (1993) 12727–12731.
- [8] L.D. Hicks, T.C. Harman, X. Sun, M.S. Dresselhaus, Experimental study of the effect of quantum-well structures on the thermoelectric figure of merit, *Phys. Rev. B: Condens. Matter* 53 (16) (1996) R10493–R104936.
- [9] R. Venkatasubramanian, E. Siivola, T. Colpitts, B. O’Quinn, Thin-film thermoelectric devices with high room-temperature figures of merit, *Nature* 413 (2001) 597–602.
- [10] T.C. Harman, P.J. Taylor, M.P. Walsh, B.E. LaForge, Quantum dot superlattice thermoelectric materials and devices, *Science* 297 (2002) 2229–2232.
- [11] K.F. Hsu, S. Loo, F. Guo, W. Chen, J.S. Dyck, C. Uher, T. Hogan, E.K. Polychroniadis, M.G. Kanatzidis, Cubic AgPb/SbTe<sub>2</sub>: bulk thermoelectric materials with high figure of merit, *Science* 303 (5659) (2004) 818–821.
- [12] A. Khitun, A. Balandin, K.L. Wang, G. Chen, Enhancement of the thermoelectric figure of merit of Si<sub>1-x</sub>Ge<sub>x</sub> quantum wires due to spatial confinement of acoustic phonons, *Physica E* 8 (2000) 13–18.
- [13] G.D. Sanders, C.J. Stanton, Y.C. Chang, Theory of transport in silicon quantum wires, *Phys. Rev. B* 48 (1993) 11067.
- [14] G. Span, M. Wagner, T. Grasser, L. Holmgren, Miniaturized TEG with thermal generation of free carriers, *Phys. Status Solidi* 1 (6) (2007) 241–243.
- [15] P.M. Mayer, R.J. Ram, Optimization of heat sink-limited thermoelectric generators, *Nanoscale Microscale Thermophys. Eng.* 10 (2) (2006) 143–155.
- [16] D.M. Rowe (Ed.), *Thermoelectrics Handbook: Micro to Nano*, CRC, 2005.
- [17] G. Chen, A. Shakouri, Heat transfer in nanostructures for solid-state energy conversion, *J. Heat Transf.: Trans. ASME* 124 (2) (2002) 242–252.
- [18] D.A. Broido, T.L. Reinecke, Theory of thermoelectric power factor in quantum well and quantum wire superlattices, *Phys. Rev. B: Condens. Matter* 64 (2001) 045324.
- [19] H. Glosch, M. Ashauer, U. Pfeiffer, W. Lang, A thermoelectric converter for energy supply, *Sens. Actuators A* 74 (1999) 246–250.
- [20] Z. Wang, V. Leonov, P. Fiorini, C. Van Hoof, Realization of a wearable miniaturized thermoelectric generator for human body application, *Sens. Actuators A*, 2009, doi:10.1016/j.sna.2009.02.028.
- [21] J. Zou, A. Balandin, Phonon heat conduction in a semiconductor nanowire, *J. Appl. Phys.* 89 (5) (2001) 2932–2938.
- [22] Y.M. Lin, M.S. Dresselhaus, Thermoelectric properties of superlattice nanowires, *Phys. Rev. B: Condens. Matter* 68 (2003) 075304.

## Biographies

**S.M. Yang** received his PhD degree from the University of California at Berkeley, USA, in 1988. He joined the faculty of the National Cheng Kung University, Taiwan in 1989, where he is currently a Professor in the Department of Aeronautics and Astronautics. His research interests are in smart structure systems, digital signal processing, and microsystem applications.

**M. Cong** received his PhD in mechanical engineering from Shanghai Jiao Tong University, Shanghai, China, in 1995, and he has been with the School of Mechanical Engineering, Dalian University of Technology, Dalian, in China, where he is presently a Professor. He was a Visiting Professor to the Department of Aeronautics and Astronautics, National Cheng Kung University, Taiwan in 2006. His interests are in mechanical systems and automation.

**T. Lee** received his BS, MS, and PhD degree in the Department of Aeronautics and Astronautics from the National Cheng Kung University, Taiwan, in 2001, 2003 and 2008, respectively. His research interests are in design and fabrication of CMOS Microsensors. He is also a member of the National Nano Devices Laboratory (NDL), Taiwan.